Bulk ͑well͒ bias effects ͑grounded, positively biased, and floating͒ on both static and dynamic negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with ultrathin SiON gate dielectrics were systematically investigated. The device degradation under both static and dynamic negative bias temperature ͑NBT͒ stresses with relatively large gate voltage ͑V g ͒ is significantly enhanced by a positive bulk bias ͑V b ͒. Moreover, the device degradation under bipolar pulsed bias temperature ͑BT͒ stress is dramatically enhanced by floating the bulk electrode. Both phenomena can be attributed to an additional degradation related to hot hole injection. The holes are energized by an electrical field of the induced depletion region between channel and bulk provided by the positive V b or, in the case of bipolar pulsed BT stress with the bulk electrode floating, by the transient depletion region below the channel induced by the p-n junction between source ͑drain͒ and bulk upon the gate voltage V g being switched from positive to negative with a transition time less than about 0.2-100 ms.
I. INTRODUCTION
The negative bias temperature instability ͑NBTI͒ of p-channel metal-oxide-semiconductor field-effect transistors ͑pMOSFETs͒ has become an important reliability concern in modern complementary metal-oxide-semiconductor ͑CMOS͒ technology, especially when the gate-oxide thickness is scaled down to less than 2.0 nm and also nitrogen is introduced into the gate-SiO 2 film in order to suppress the boron penetration and to increase the dielectric constant.
1,2 Considerable efforts have been done for both static ͑Refs. 3-6͒ and dynamic ͑Refs. 7-10͒ NBTI, in which a constant or pulsed voltage is applied on the gate electrode ͑V g ͒ while the source, drain, and bulk ͑well͒ electrodes are grounded. Interface traps and/or positive fixed oxide charges being created under the negative bias temperature ͑NBT͒ stress are generally believed to be Si dangling bonds ͑wSi·, P b centers in the electron spin resonance studies 11 ͒ originating from the dissociation of hydrogen passivated Si-H bonds at and/or near the SiO 2 / Si interface. [3] [4] [5] [6] [7] [8] [9] [10] The dissociation is widely accepted to be associated with holes in the inversion channel under the NBT stress, [3] [4] [5] but the exact role of the channel holes has not been fully understood yet. To clarify this problem, the bulk bias ͑V b ͒ effect on NBTI was intentionally studied in literature because V b can modify the population of channel holes while keeping the other stress conditions constant. [12] [13] [14] [15] [16] However, the reported V b effects are controversial. For example, Mitani et al. 13 and Hurad et al. 14 found
that NBTI under an identical V g stress is independent of the positive bulk bias up to 3 or 4 V, while Kimizuka et al. observed that the NBTI lifetime begins to reduce significantly at V b larger than about 1.5 V. 12 Moreover, Mahapatra et al. reported that NBTI at high V b ͑ജ4 V͒ shows identical degradation rate for short stress time while the degradation rate drastically increases at longer stress times. 15 The V b induced degradation enhancement has been attributed to the substrate hot hole injection. 12, 15 On the other hand, to the best of our knowledge, the V b effect on the dynamic NBTI has not been reported.
In this paper, the V b effects under both static and dynamic NBT stresses were studied systematically. We find that NBTI can be significantly enhanced by applying a positive bulk bias. The enhancement depends on both V g and V b . Moreover, we find a frequency-dependent degradation enhancement under bipolar pulsed BT stress with the bulk electrode floating. The enhancement is much more significant than that under the V b grounded case. 9, 10 A model based on the hot hole injection is proposed to explain the degradation enhancement in both stress configurations, i.e., static stress with positive V b and bipolar stress with V b floating.
II. DEVICES FABRICATION AND NBTI CHARACTERIZATION
The tested pMOSFETs were fabricated on the n well of p-Si ͑100͒ substrates using a standard CMOS process 17 with lightly doped source ͑drain͒ structure, p + polycrystalline-Si gate electrode, and plasma-nitrided SiON gate dielectric, which has a base SiO 2 thickness of about 2 nm and a peak a͒ nitrogen concentration of about 9% around the upper half oxide film toward the poly-Si/ SiO 2 interface. The equivalent oxide thickness ͑EOT͒ is extracted to be about 2.22 nm from the high-frequency capacitance-voltage ͑C-V͒ measurement. The channel width ͑W͒ is 10 m and the length ͑L͒ is between 0.32 to 1.12 m. Unless specially noted, devices were stressed at 125°C for 1000 s, by applying a constant or pulsed voltage on the gate electrode while the source ͑drain͒ electrode was grounded and the bulk ͑well͒ electrode was grounded, positively biased, or floating. The pulsed voltage has a square wave form with a duty factor of 50%, and a minimum rise and fall time of 4.5 ns. The impact of the possible voltage overshoot upon rapid V g reversal in the dynamic stressing configuration, which may enhance the device degradation, 18 seems minor in our experiments because ͑1͒ no degradation enhancement is observed under the unipolar stress, as will be shown in this paper; ͑2͒ the square wave form keeps quite well even at 10 7 Hz with 4.5 ns transition time as monitored by an oscilloscope. Note that the actual stress time under the dynamic stress is half of the nominal stress time predicted in this paper by taking the 50% duty factor into account. Immediately after stress interruption, the device transfer characteristics ͑I d -V g curves at V d = −0.1 V͒ and a modified direct-current-current-voltage ͑DCIV͒ curve 19 were recorded at the stressing temperature to extract the threshold voltage ͑V th ͒ and the interface trap density ͑N it ͒, respectively. Each stress was carried out on a fresh device whose initial N it is between 1.5 and 3.0ϫ 10 9 cm −2 . One example of DCIV curves is shown in Fig. 1 for a pMOSFET before and after NBT stress from 3 to 5000 s. By increasing the stress time, the DCIV peak height increases and the peak position shifts to the negative direction, reflecting the interface trap generation and the fixed oxide charge buildup, respectively.
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III. RESULTS AND DISCUSSION
A. Positive bias of the bulk electrode
By applying a positive bulk bias V b , the initial threshold voltage is modified due to the body effect. For example, a device with W / L =10 m / 0.32 m has a V th of −0.365 V, −0.597 V, and −0.726 V at V b = 0 V, 1 V, and 2 V, respectively. Therefore, the hole population in the inversion channel, which is proportional to ͉V g − V th ͉, decreases with increasing V b at the identical stress voltage. The oxide electrical field ͑E ox ͒ was also kept the same because the inversion channel has the same potential as the grounded source ͑drain͒ electrode. Figure 2 shows the threshold shift ͑⌬V th ͒ and corresponding interface trap generation ͑⌬N it ͒ as a function of stressing time under static NBT stress with various V g and V b . Both ⌬V th and ⌬N it exhibit similar V b and V g dependence. At low stress voltage ͉͑V g ͉ = 1.5 V͒, the device degradation ͑⌬V th and ⌬N it ͒ is almost independent of V b ͑up to 2 V͒, in agreement with those reported by Mitani et al. 13 and Huard et al. 14 At high ͉V g ͉ ͑ജ2.0 V͒, the degradation is significantly enhanced and has a large degradation rate. The enhancement magnitude depends on both V g and V b , i.e., the higher ͉V g ͉, the lower V b to trigger the enhancement is. It should be noted that the value of ͉V g ͉ and V b to trigger the degradation enhancement is much lower than that reported by Mahapatra et al., 15 while is similar to those reported by Kimizuka et al. 12 and Varghese et al. 16 The V b induced degradation enhancement can be explained by energetic ͑hot͒ hole injection from the substrate. 12, 15, 16 The energy band diagrams for a pMOSFET under NBT stress with V b = 0 and V b Ͼ 0 are schematically shown in Fig. 3 . The width ͑W͒ of the induced space charge ͑depletion͒ region between the channel and the bulk, and the maximum electrical field ͑E m ͒ in this region, are both proportional to V b 1/2 approximately. 21 Holes from the bulk to the channel can be accelerated by this electrical field to be hot. Thus, the number of hot holes in the channel as well as their kinetic energy increases with V b increasing although the population of total inversion holes is reduced. It is reasonable to assume that only the holes which can tunnel through the interface layer of 1 -2 Å to be captured by the Si-H bonds can give contribution to dissociate the Si-H bonds. 5 In this way, hot holes are more effective to induce degradation than the normal cold channel holes. With V b increasing, the degradation induced by the normal cold holes decreases due to the decrease of the channel hole density, while an additional degradation induced by the hot hole injection increases. At low V b , these two opposite effects make the device degradation appear almost independent of V b . With V b further increasing, the latter increases more quickly and prevails over the former, resulting in a significant degradation enhancement at high V b . Moreover, the injected hot holes may break the Si-O bonds at or near the SiO 2 / Si interface besides the Si-H bonds, as suggested by Varghese et al. 16 This effect makes the V b induced degradation enhancement more significant.
The field-dependent tunneling coefficient of holes from the channel to the interface layer depends almost exponentially on the local electrical field at the interface. In other words, the barrier height of the bond dissociation decreases with E ox ͑i.e., V g ͒ increasing.
5 Therefore, the V b effect is more significant at high ͉V g ͉ than that at low ͉V g ͉, and the minimum V b to trigger the degradation enhancement decreases with increasing ͉V g ͉. Figure 4 shows ⌬N it and ⌬V th as a function of V b under static and dynamic NBT stresses ͑with unipolar or bipolar square wave form͒ with different magnitudes of the stressing voltage, i.e., V a = 2.8 V in Fig. 4͑a͒ and V a = 2.0 V in Fig.  4͑b͒ . The frequency of the dynamic stress is 1 MHz. Consistent with the static stress, a similar V b effect also appears under the dynamic stress. It is worth noticing that the bipolar BT stress exhibits a relatively smaller enhancement as compared with other two stress configurations ͑static and unipolar͒ with identical V a and V b values. The reason is explained as follows.
In the normal V b grounded case, it has been known that the device degradation under high-frequency bipolar BT stress is enhanced. 9 Such a frequency-dependent degradation enhancement ͑also see Fig. 6͒ has been ascribed to the trapped electrons at or near the Si/ SiO 2 interface states upon the Si surface potential reversal from accumulation to inversion quickly. 10 The electrical field built by the trapped electrons or the recombination of the trapped electrons with the channel free holes can accelerate the dissociation of the Si-H If the bulk electrode is applied by a positive V b , the midgap voltage increases with V b . Therefore, this additional degradation induced by V g reversal quickly decreases with V b increasing. Meanwhile, the V b induced degradation enhancement ͑due to the bulk hot holes injection͒ in the "on" state ͑i.e., at the V g = V − stage͒ of the bipolar stress keeps similar to that in the case of the static or unipolar BT stress. Thus, the increasing rate of overall degradation with V b increasing under the bipolar BT stress is apparently smaller than that under other two stress configurations. Figure 5 compares the device degradation under static and dynamic BT stresses with the bulk electrode floating or grounded. The degradation remains almost unchanged under the static and unipolar BT stresses, while it is dramatically enhanced under the bipolar stress with V b floating. The ⌬V th enhancement is more significant than that of ⌬N it , indicating that more ⌬N ot than ⌬N it is created under the bipolar BT stress with V b floating.
B. Floating of the bulk electrode
The frequency dependences of the degradation ͑⌬N it and ⌬V th ͒ under bipolar BT stresses with V b grounded or floating are shown in Fig. 6 . In the normal bipolar BT stress with V b grounded, the degradation enhancement occurs at frequency larger than ϳ10 kHz. ⌬N it increases about two times with the frequency increasing from 10 kHz to 10 MHz at V a = 2.8 V, and with more large enhancement ratio at higher V a ͑not shown here, see Ref. 9͒. On the other hand, with V b floating, the degradation enhancement starts to occur at 1 Hz. ⌬N it increases about 7-10 times with frequency increasing from 1 Hz to 1 kHz and then almost saturates with further increasing of the stressing frequency. Moreover, under the same bipolar BT stress, the degradation with V b floating is much larger than that with V b grounded. The ⌬V th can reach about 0.4 V at a relatively small V a stress ͑2.5 V͒.
Since the degradation almost saturates around 1 kHz, we fix the frequency at 1 kHz while changing one of the wave form parameters in the following experiments to further clarify the degradation behaviors under the bipolar BT stress with V b floating.
First, the transition time ͑both the rise and the fall time͒ is modified from 4.5 ns to 10 5 ns. In the V b grounded case, it has been known that the additional degradation under highfrequency bipolar BT stress decreases with increasing the transition time ͑t T ͒ of the pulse wave form because the portion of trapped electrons in the interface states which can follow the V g variation through the emission process increases, and the degradation enhancement almost vanishes if t T is larger than about 60 ns. 10 This critical time constant corresponds to the emission time constant of the trapped electrons in the interface states. 22 In the V b floating case, Fig.  7 shows that the degradation is almost independent of t T up 
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Zhu et al. J. Appl. Phys. 99, 064510 ͑2006͒ to 10 5 ns. Thus, the corresponding time constant is at least larger than 10 5 ns and is probably around 1 -1000 ms because the degradation enhancement starts to occur at 1 Hz and saturates at 1 kHz, as shown in Fig. 6 . Second, the low level voltage ͑V − ͒ of the pulse wave form ͑i.e., the stress voltage͒ is kept at −2.8 V while its high level voltage ͑V + ͒ is changed from 0 ͑as in the unipolar stress͒ to 2.8 V ͑as in the normal bipolar stress͒. Figure 8 shows that the degradation is independent of V + at the small V + region, and then it increases with V + quickly when V + is larger than about 1.5 V. The minimum V + to trigger the degradation enhancement is larger than that in the V b grounded case. 9 Third, the V a dependence of the device degradation is shown in Fig. 9 . Both ⌬N it and ⌬V th increases almost exponentially with V a increasing. The increase rate of ⌬N it ͑and ⌬V th ͒ with V a becomes larger when V a is larger than about 1.8 V, indicating more significant degradation enhancement at larger V a , similar to that in the V b grounded case. 10 The reduction of the increase rate at the even higher V a region ͑V a Ͼ 2.5 V͒ can be attributed to the saturation effect, as will be explained below. V a = 2.6 V stress, ⌬N it follows approximately a power-law dependence of time with an exponent n of 0.56 approximately, which is much larger than the typical value ͑around 0.25͒ expected from the conventional reaction-diffusion model for NBTI. 4 With increasing the stressing time, the ⌬N it generation rate decreases continuously, showing a saturation trend at the longer stressing time. ⌬V th has an approximately similar trend to that of ⌬N it but with a slight different slope, indicating the fact that the created oxide charge is not one-to-one related with the interface trap. 20 At the V a = 2.8 V stress, the saturation effect appears at the very earlier stress times due to the large ⌬N it . The degradation saturation effect can be explained by the limited Si-H bond number in the SiO 2 / Si interface.
14 If the Si-H bonds have been substantially broken to be the P b centers, the generation rate decreases. The saturation trend at frequency larger than 1 kHz in Fig. 6 and at V a larger than about 2.5 V in Fig. 9 can be attributed to the same reason.
C. Hot hole injection under bipolar BT stress with V b floating
We propose that the degradation enhancement under the bipolar stress with V b floating can also be attributed to the hot hole injection upon V g is switched from positive to negative quickly. When the gate electrode is positively biased ͑V g = +V a ͒, the potential of the bulk Si also increases due to V b floating, forming a reversely biased p-n junction between the grounded source ͑drain͒ and the bulk Si, as shown in Fig.  11͑a͒ schematically. The depletion width and the maximum electrical field in this region increase with +V a increasing. When V g is switched to negative ͑V g =−V a ͒, an inversion layer is formed almost immediately at the Si surface with holes supported from the source ͑drain͒ electrode. Meanwhile, the depletion region below the source ͑drain͒ ͓and the channel, because the source ͑drain͒ and the channel are electrically connected together to have the same potential by the inversion holes at V g =−V a ͔ will be vanished by electrons filling in. If V b is grounded, the electrons can be supported from the bulk electrode almost simultaneously ͑the time constant is about 10 −4 ns͒. 21 If V b is floating, the electrons are provided by the electron-hole generation-recombination ͑G-R͒ process in the depletion region. The corresponding time constant is quite large. From the low-frequency C-V measurement of a MOS capacitance, the time constant for electrons responding to the V g variation through the G-R process is around 0.2-100 ms. 21 Therefore, if the transition time of V g from +V a to −V a is shorter than the above time constant, there exists a transient stage that V g has already been −V a while the depletion region below the inversion layer still exists, as shown in Fig. 11͑b͒ schematically. This remaining transient depletion region can provide hot hole injection from the bulk to the channel, as in the case of V b positively biased, thus enhances the device degradation. This model explains qualitatively the frequency dependence in Fig. 6 and the absence of the transition time dependence up to 0.1 ms in Fig. 7 . The V + dependence in Fig. 8 can be explained by the fact that the transient depletion region should be larger than a critical value to trigger the degradation enhancement, as in the case of positively biased V b . The degradation enhancement increases with V + further increasing, resulting in a larger V a accelerating factor at the higher V a region, as shown in Fig. 9 . The tunneling electrons from gate to substrate at the V g =−V a stage may not play an important role because these electrons can recombine with the inversion holes in the channel quickly.
Since the hot holes in the above model are energized by the electrical field, and also taking into account the fact that the tunneling coefficient depends on temperature weakly, the hot hole injection induced degradation is expected to be dependent on temperature weakly. Figure 12 compares ⌬N it as FIG. 11 . Schematic cross-sectional view of a pMOSFET with the source ͑drain͒ grounded and the bulk floating at the stage of ͑a͒ V g is positively biased: there exists a depletion region between the source ͑drain͒ and the bulk Si; and ͑b͒ V g is just switched from positive to negative: the inversion channel is formed almost simultaneously due to the holes supported from the source ͑drain͒ electrode while the depletion region still exists due to the absence of electrons supported from the bulk electrode. a function of the reciprocal of the stress temperature under normal NBT stress ͑static and V b grounded͒, static NBT stress with V b = 2 V, and bipolar BT stress with V b floating with the identical stress voltage of V a = 2.6 V. ⌬N it under the latter two stress configurations is much larger than that under the first one, indicating that the device degradation is dominated by the hot hole injection. From the linear fitting of these Arrhenius plots, the activation energy E a was extracted to be 0.197, 0.009, and 0.037 eV, respectively. The E a value of the normal NBT stress is in consistent with that reported in literature. 9, 14, 20 On the other hand, the hot hole injection induced degradation has a very small E a value, both for the V b positive bias in the static stress and the V b floating in the bipolar stress, in agreement with our model.
IV. CONCLUSION
The V b ͑grounded, positively biased, or floating͒ effects on both static and dynamic NBT stress are studied. Significant degradation enhancement is observed by applying a positive bulk bias in both static and dynamic NBT stresses or by V b floating in the bipolar BT stress. The degradation enhancement in both cases is attributed to an additional degradation related with the hot hole injection. The holes are energized by the electrical field provided by the positive bulk bias V b or, in the case of bipolar BT stress with V b floating, by the transient depletion region below the channel induced by the p-n junction between the source ͑drain͒ and the bulk upon V g being switched from positive to negative so quickly that electrons cannot respond to the V g variation through the R-G process.
From the viewpoint of device application, our finding indicates that, in some cases, the bulk electrode is floating, e.g., for silicon-on-insulator ͑SOI͒ devices without body contact, a dramatic degradation may occur if a bipolar gate voltage is applied. On the other hand, very large V th shift ͑e.g., Ͼ1 V͒ can be obtained at a relatively small gate voltage by applying a bipolar V g with V b floating.
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